

# Agilent Technologies B4655A FPGA Dynamic Probe

Data sheet

# The Challenge

You rely on the insight a logic analyzer provides to understand the behavior of your FPGA in the context of the surrounding system. A typical approach is to take advantage of the programmability of the FPGA to route internal nodes to a small number of physical pins that a logic analyzer can measure. While this is a very useful approach, it has significant limitations.

- Since pins on the FPGA are typically an expensive resource, there are a relatively small number available for debug. This limits internal visibility (i.e. one pin is required for each internal signal to be probed).
- When different internal signals need to be accessed you must change your design to route these signals to pins. This can be time consuming and can affect the timing of the FPGA design.
- Finally, the process required to map the signal names from the FPGA design to the logic analyzer setup is manual and tedious. When new signals are routed out, the need to manually update these signal names on the logic analyzer takes additional time and is a potential source of confusing errors.

## A Better Way

Collaborative development between Agilent and Xilinx have produced a faster and more effective way to use your logic analyzer to debug FPGAs and the surrounding system. The Agilent FPGA dynamic probe, used in conjunction with an Agilent logic analyzer, provides the most effective solution for simple through complex debugging.









Agilent Technologies

# Debug your FPGAs faster and more effectively with a logic analyzer

The Agilent FPGA dynamic probe, used in conjunction with an Agilent logic analyzer, provides the most effective solution for debugging problems [simple through complex]. The FPGA dynamic probe lets you:

- View internal activity With a logic analyzer, you are normally limited to measuring signals at the periphery of the FPGA. With the FPGA dynamic probe, you can now access signals internal to the FPGA. You can measure up to 64 internal signals for each external pin dedicated to debug, unlocking visibility into your design than you never had before.
- *Make multiple measurements in seconds* – Moving probe points internal to an FPGA used to be time consuming. Now, in less than a second you can easily measure a different set of internal signals – without design changes. FPGA timing stays constant when you select new sets of internal signals for probing.
- Leverage the work you did in your design environment – The FPGA dynamic probe is the industry's first tool that maps internal signal names from your FPGA design tool to your logic analyzer. Eliminate unintentional mistakes and save hours of time with this automatic setup of signal and bus names on your logic analyzer.



Figure 1. The FPGA dynamic probe application endows your logic analyzer with unique productivity enhancements to find problems more quickly.



Figure 2. Create a timesaving FPGA measurement system. Insert an ATC2 (Agilent Trace Core) core into your FPGA design. With the application running on your logic analyzer via JTAG you control which group of internal signals to measure.



Figure 3. Access up to 64 internal signals for each debug pin. Select cores with 1, 2, 4, 8, 16, or 32 signal banks. Signal banks all have identical width (4 to 128 signals wide) determined by the number of pins you devote for debug. Each pin provides sequential access to 1 signal on every input bank. Using an optional 2X time division compression in state mode, each pin can simultaneously access 2 signals per bank.

# A quick tour of the application

# Design step 1: Create the ATC2 core

Use Xilinx Core Inserter to select your ATC2 parameters and to create a debug core that best matches your development needs. Parameters include number of pins, number of signal banks, and the type of measurement (state or timing).

	ATC2							
10: 0102	Pin Selection Parameters Net Connections							
50. ATC2	Global Parameters							
	Capture Mode	Pin Change Mode	_	Endpoint Type	TDM Rate			
	STATE *	INDIVIDUAL PINS	<b>P</b>	SINGLE-ENDED	1X _	~		
	Clock Edge	ATD Pin Count		Signal Banks	Data Width			
	RISING	8	*	32	<u>r</u> ]  8			
	Individual Din Settings							
			Pin IO Standard Loc					
	Pin Name	Pin Loc	IO Star	ndard	Output VCCO	Output Drive		
	Pin Name ATCK	Pin Loc P13	IO Star	ndard	Output VCCO 3.3	Output Drive		
	Pin Name ATCK ATD[0]	Pin Loc P13 T14	IO Star	ndard	Output VCCO 3.3 3.3	Output Drive		
	Pin Name ATCK ATD[0] ATD[1]	Pin Loc P13 T14 P4	IO Star	ndard	Output VCCO 3.3 3.3 3.3 3.3	Output Drive 12 12 12		
	Pin Name ATCK ATD(0] ATD(1] ATD(2]	Pin Loc P13 T14 P4 R4	IO Star LVTTL LVTTL LVTTL LVTTL	adard	Output VCCO 3.3 3.3 3.3 3.3 3.3 3.3	Output Drive 12 12 12 12 12		
	Pin Name ATCK ATD(0] ATD(1] ATD(2] ATD(2] ATD(3]	Pin Loc P13 T14 P4 R4 N5	IO Star	ndard	Output VCCO 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3	Output           Drive           12           12           12           12           12           12           12           12           12           12           12           12		

# Design step 2: Select groups of signals to probe

Specify banks of internal signals that are potential candidates for logic analysis measurements (using Xilinx Core Inserter). Coloct No

Structure / Nets				Net Selections			
E'[state_pins04_banks01_tdm1x]				Data Signals			
u_atc3 [atc3_ts	t_core]				Channe	al l	
					Criarine	-	
Huu olk feleek ee	uroal				CIL4	Ju_alcolu_Artci	u_acs_phage/u_addrct/u
La a_cik [ciock_sc	urcej				CH-1	AL ato241 ATC	u_acb_bridge/u_addrcti/c
					CH.2	AL ato241 ATCA	u_acb_bridge/u_addrcti/a
					CH-3	AL ato341 ATC	u_acb_bridge/u_addrcti/a
					CH.4	AL ato241 ATC	u_acb_bridge/u_addrcti/a
					CH-S	AL ato241 ATC	u_acb_bridge/u_addrcti/a
					CH.0	AL CROZEL ATCH	u_acb_bridge/u_addrett/a
					CIL7 CU-0	AL ato241 ATC	u_acb_bridge/u_auurcu/d
				*	CHIQ	AL atc341 ATC	u_acb_bridge/u_addrcti/a
				•	CH-10	AL ato341 ATC	u_acb_bridge/u_addrcti/a
				CH-11	AL ato341 ATC	u_acb_bridge/u_addrcti/a	
Net Name   Pattern:  Fitter			Filter	CH-12	AL atc341 ATC	u_ach_bridge/u_datawr/r	
Net Name	Source Instance	Source Component	Base Type		CH:13	Ack	
p clkin	state pins04 banks0	state pins04 banks0	PORT	- I	CH:14	Atms	
p clkinb	state pins04 banks0	state pins04 banks0	PORT		CH:15	/tdi_1	
p mstrpresent b	state pins04 banks0	state pins04 banks0	PORT		CH:16	/tdo_1	
ptdi i	state pins04 banks0	state pins04 banks0	PORT				
ptms_i	state_pins04_banks0	state_pins04_banks0	PORT				
ptck_i	state pins04 banks0	state pins04 banks0	PORT				
tms	ptms_i_ibuf	IBUF	IBUF				
tdo_1	u_atc3	atc3_tst_core	FDC_1				
tdo_oe_1	u_atc3	atc3_tst_core	FDR_1				
tdi_1	ptdi_i_ibuf	IBUF	IBUF				
tdo_oe_1_i	tdo_oe_1_i	INV	INV				
p_mstrpresent_b_c	p_mstrpresent_b_ibuf	IBUF	IBUF				
p_mstrpresent_b_c_i	p_mstrpresent_b_c_i	INV	INV		SB0 S	881 SB2 SB3	
ptck_i_c	ptck_i_ibuf	IBUF	IBUF				
tck	u_tck	BUFG	BUFG				
olkin	u_ibuf_clkin	IBUFDS_LVPECL_33	BUFDS_LVPECL_	33	Make	Connections	🕈 Move Nets Up
Circle 1	Contraction of the Contraction o	clock source	BUFG				
clk	u_cik	CIOCK_SOULCE					
	<u> u_сік</u>	Clock_source	- E	· ·	Remov	e Connections	Move Nets Down

## **Activate FPGA Dynamic Probe**

The FPGA dynamic probe icon allows you to control the ATC2 Core and setup the logic analyzer.



×

Measurement setup step 1: Establish a connection between the analyzer and the ATC2 core The FPGA dynamic probe application establishes a connection between the logic analyzer and a Xilinx cable. It also determines what devices are on the JTAG scan chain and

lets you pick which one you wish to communicate. Core and device

names are user definable.



### Measurement setup step 2: Map FPGA pins

Quickly specify how the FPGA pins (the signal outputs of ATC2) are connected to your logic analyzer. Select your probe type and rapidly provide the information needed for the logic analyzer to automatically track names of signals routed through the ATC2 core.



## Measurement setup step 3: Import signal names

Tired of manually entering bus and signal names on your logic analyzer? In seconds, the FPGA dynamic probe application reads a .cdc file produced by Xilinx Core Inserter. The names of signals you measure will now automatically show on your logic analysis interface.



### **Setup Complete: Make measurements**

Quickly change which signal bank is routed to the logic analyzer. A single mouse click tells the ATC2 core to switch to the newly specified signal bank without any impact to the timing of your design. To make measurements throughout your FPGA, change signal banks as often as needed. User-definable signal bank names make it straight forward to select a part of your design to measure.



## Correlate internal FPGA activity with external measurements

With each new selection of an signal bank, the application updates new signal names from your design to the logic analyzer. View internal FPGA activity and time correlate internal FPGA measurements with external events in the surrounding system.

	留 Elle Edit Yew Setup Iool	s <u>M</u> arkers <u>R</u> un/Stop   <b>H T H</b>   Q	Listing Window Help		9 4. 9    > ⊘
	Scale 5 ns/div		ay 20 ns 📓 🖬 🛝	.   T   ±1.   M	
Time 🗌	Bus/Signal	Simple Trigger	-5 ns 0s 5 ns	10 ns 15 ns	20 ns 25 ns
correlation — with external	⊞-[] External Counter	= * × =	54		58
events	Time		-4 ns		
New internal FPGA probe	□-[]/sfmon/sfmonackid	= * XX			
points and —	⊡-[]/sfmon/sfmstate	= ¥ ACK	CHECK ACK TI		
signal names	œ-[]/sfmon/tidout	= * X I			_X

Using the FPGA Dynamic probe, each pin provides access to up to 64 internal signals. The number of debug pins can range from 4 to 128 depending on your needs. When using synchronous cores, one additional pin is used for the clock.

Number of debug pins	Maximum internal signals
4	256
8	512
16	1024
32	2048
· .	· .
•	·
•	•
128	8192

# Agilent B4655A specifications and characteristics

# Supported logic analyzers

6

Standalone logic analyzers (version 2.5 or higher software)	1680A/AD, 1681A/AD, 1682A/AD, 1683A/AD 1690A/AD, 1691A/AD, 1692A/AD, 1693A/AD
Modular logic analysis systems (version 2.5 or higher software)	16900A, 16902A, 16903A with one or more of the following modules: • 16740A, 16741A, 16742A • 16750A/B, 16751A/B, 16752A/B, 16753A, 16754A, 16755A, 16756A • 16910A, 16911A, 16950A A single FPGA dynamic probe license will enable all modules within a 16900 Series system
Triggering capabilities	Determined by logic analyzer
Supported Xilinx FPGA families	Virtex-4, Virtex-II Pro series, Virtex-II series, Spartan-3 series
Supported Xilinx cables (required)	Parallel 3 and 4
Supported probing mechanisms	Soft touch (34-channel and 17-channel), Mictor, Samtec, Flying lead
FPGA dynamic probe software application	
Maximum number of devices supported on a JTAG scan chain	256
Maximum number of ATC2 cores supported per FPGA device	15
Agilent trace core characteristics	
Number of output signals	User definable: Clock line plus 4 to 128 signals in increments of 1 signal
Signal banks	User definable: 1, 2, 4, 8, 16, or 32
Modes	State (synchronous) or timing (asynchronous) mode
Compression	Optional 2X compression in state mode via time division multiplexing. Logic analyzer decompresses the data stream to allow for full triggering and measurement capability.
FPGA Resource consumption	Approximately 1 slice required per input signal to ATC2 Core Consumes no BUFGs, DCM or Block RAM resources. See resource calculator at www.agilent.com/find/fpga_FAQ
Compatible design tools	
Xilinx ChipScope Pro (required)	Xilinx Core Inserter Version 6.2i or higher Xilinx Core Generator Version 6.2i or higher
Xilinx ISE	Version 6.2i or higher
Synthesis	Core Inserter produces ATC2 cores post-synthesis (pre-place and route) making the cores synthesis independent. ATC2 cores produced by Core Generator are compatible with: • Exemplar Leonardo Spectrum • Synopsys Design Compiler • Synopsys Design Compiler II • Synopsys FPGA Express • Synplicity Synplify • Xilinx XST

Additional information available via the Internet (www.agilent.com/find/FPGA) and www.agilent.com/find/fpga\_FAQ.

# **Ordering information**

The Agilent B4655A FPGA dynamic probe includes:

# Option 010

- Entitlement certificate for 1-year node-locked license. A single license supports all modules within a 16900 Series system.
- Entitlement certificate for 1-year software update and support services
- CD with application software

## Option 011

- Entitlement certificate for perpetual node-locked license. A single license supports all modules within a 16900 Series system.
- Entitlement certificate for 3-year software update and support services
- CD with application software

# **Related Literature**

Publication Title	Publication Type	Publication Number
Agilent Technologies 16900 Series Logic Analysis Systems	Color Brochure	5989-0420EN
Agilent Technologies Timing and State Modules for the 16900 Series	Data Sheet	5989-0422EN
Probing Solutions for Agilent Technologies Logic Analyzers	Catalog	5966-4632E
Agilent 1680 and 1690 Series Logic Analyzers	Data Sheet	5988-2675EN
FPGA Dynamic Probe	Data Sheet	5989-1593EN

For copies of this literature, contact your Agilent representative or visit **www.agilent.com/find/logic** 

Microsoft and Windows are U.S. registered trademark of Microsoft Corporation.

### Agilent Technologies' Test and Measurement Support, Services, and Assistance

Agilent Technologies aims to maximize the value you receive, while minimizing your risk and problems. We strive to ensure that you get the test and measurement capabilities you paid for and obtain the support you need. Our extensive support resources and services can help you choose the right Agilent products for your applications and apply them successfully. Every instrument and system we sell has a global warranty. Support is available for at least five years beyond the production life of the product. Two concepts underlie Agilent's overall support policy: "Our Promise" and "Your Advantage."

### **Our Promise**

Our Promise means your Agilent test and measurement equipment will meet its advertised performance and functionality. When you are choosing new equipment, we will help you with product information, including realistic performance specifications and practical recommendations from experienced test engineers. When you receive your new Agilent equipment, we can help verify that it works properly and help with initial product operation.

### Your Advantage

Your Advantage means that Agilent offers a wide range of additional expert test and measurement services, which you can purchase according to your unique technical and business needs. Solve problems efficiently and gain a competitive edge by contracting with us for calibration, extra-cost upgrades, out-of-warranty repairs, and on-site education and training, as well as design, system integration, project management, and other professional engineering services. Experienced Agilent engineers and technicians worldwide can help you maximize your productivity, optimize the return on investment of your Agilent instruments and systems, and obtain dependable measurement accuracy for the life of those products.



www.agilent.com/find/emailupdates Get the latest information on the products and applications you select.

# Agilent Direct

### www.agilent.com/find/agilentdirect

Quickly choose and use your test equipment solutions with confidence.

### Agilent T&M Software and Connectivity

Agilent's Test and Measurement software and connectivity products, solutions and developer network allows you to take time out of connecting your instruments to your computer with tools based on PC standards, so you can focus on your tasks, not on your connections. Visit **www.agilent.com/find/connectivity** for more information.

www.agilent.com/find/logic

For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

### www.agilent.com/find/contactus

#### **Phone or Fax**

United States: (tel) 800 829 4444 (fax) 800 829 4433

Canada:

(tel) 877 894 4414 (fax) 800 746 4866

### China:

(tel) 800 810 0189 (fax) 800 820 2816

### Europe:

(tel) 31 20 547 2111

### Japan:

(tel) (81) 426 56 7832 (fax) (81) 426 56 7840

### Korea:

(tel) (080) 769 0800 (fax) (080) 769 0900

Latin America: (tel) (305) 269 7500

### Taiwan:

(tel) 0800 047 866 (fax) 0800 286 331

### **Other Asia Pacific Countries:**

(tel) (65) 6375 8100 (fax) (65) 67556 0042 Email: tm\_ap@agilent.com Contacts revised: 9/17/04

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2004 Printed in USA October 28, 2004 5989-0423EN



**Agilent Technologies**